Suche
Anzeige der Dokumente 1-1 von 1
A Hybrid Deterministic/Genetic Test Generator to Improve Fault Effectiveness and Reduce CPU Time Run
(Polytechnic University of Puerto Rico, 2004)
This paper focuses on an evolutionary algorithm (EA) approach in the development of effective test vector generation for single and multiple fault detection in VLSI circuits. The genetic operators (selection, crossover, ...