Mostrar el registro sencillo del ítem
Parallel DFT Implementation and Benchmarking in Cluster Architecture
dc.rights.license | All rights reserved | en_US |
dc.contributor.advisor | Teixeira, Marvi | |
dc.contributor.author | Vélez Rodríguez, William | |
dc.date.accessioned | 2020-11-16T13:38:05Z | |
dc.date.available | 2020-11-16T13:38:05Z | |
dc.date.issued | 2013 | |
dc.identifier.citation | Vélez Rodríguez, W. (2013). Parallel DFT implementation and benchmarking in cluster architecture [Unpublished manuscript]. Graduate School, Polytechnic University of Puerto Rico. | en_US |
dc.identifier.uri | http://hdl.handle.net/20.500.12475/955 | |
dc.description | Design Project Article for the Graduate Programs at Polytechnic University of Puerto Rico | en_US |
dc.description.abstract | For the execution of very large DFT (Discrete Fourier Transform), where the implementation size is limited by the memory available in a single processor, it is still convenient to use the larger memory afforded by the use of cluster architectures. In this work we did different parallel MATLAB implementations of a onedimensional DFT through a two-dimensional DFT, which was coded using the row-column algorithm. One version of the code has client-based pre and post-processing stages. The cluster master node was used as the client computer. Since the pre and post-processing involves matrix transpositions, which could pose memory limitations for large data sets, we also did an implementation that distributes the data directly from disc to the cluster cores. This second approach allowed us to quadruple the largest length signal that we could tackle in the cluster architecture. Largest core memory in the nodes should allow even larger increases in signal size. We benchmarked both implementations and did scalability studies using up to 64 cores. Key Terms - FFT, Large Signals, Parallel Processing, Row-Column Algorithm | en_US |
dc.language.iso | en_US | en_US |
dc.publisher | Polytechnic University of Puerto Rico | en_US |
dc.relation.ispartof | Electrical Engineering; | |
dc.relation.ispartofseries | Spring-2013; | |
dc.relation.haspart | San Juan | en_US |
dc.subject.lcsh | Fourier transformations | |
dc.subject.lcsh | Computer architecture | |
dc.subject.lcsh | Polytechnic University of Puerto Rico--Graduate students--Research | |
dc.title | Parallel DFT Implementation and Benchmarking in Cluster Architecture | en_US |
dc.type | Article | en_US |
dc.rights.holder | Polytechnic University of Puerto Rico, Graduate School | en_US |
Ficheros en el ítem
Este ítem aparece en la(s) siguiente(s) colección(ones)
-
Electrical Engineering
Artículos de Proyectos de Ingeniería Eléctrica